Memory Management for CXL-Based Memory Architectures

CXL enables heterogeneous memory architectures composed of diverse memory devices with different performance characteristics. When memory devices are oversaturated with requests, the access latency increases exponentially which consequently leads to prolonged CPU stalls. I work on bandwidth management for such architectures that aims to avoid overload scenarios while providing fair resource allocation and a practical trade-off between throughput and tail latency.

Learn more